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Improved Carrier Injection in Ultrathin-Body
SOI Schottky-Barrier MOSFETs
M. Zhang, J. Knoch, Joerg Appenzeller, Senior Member, IEEE, and S. Mantl
Abstract—The impact of the gate oxide and the silicon-on-
insulator (SOI) body thickness on the electrical performance of
SOI Schottky-barrier (SB) MOSFETs with fully nickel silicided
source and drain contacts is experimentally investigated. The
subthreshold swing S is extracted from the experimental data and
serves as a measure for the carrier injection through the SBs. It
is shown that decreasing the gate oxide and body thickness allows
to strongly increase the carrier injection and hence, a significantly
improved ON-state of SB-MOSFETs can be obtained.
Index Terms—Carrier injection, Schottky-barrier (SB)-
MOSFET, ultrathin-body silicon-on-insulator (SOI).
S CHOTTKY-BARRIER (SB) MOSFETs have recently re-ceived an increasing attention because of their inherent
advantages associated with source/drain engineering [1]–[3].
However, it is known that a negative SB is needed for an SB-
MOSFET to exhibit the same performance as a conventional-
type device [4]. On the other hand, positive SB heights are
present in experimental devices yielding a significantly de-
graded ON- and OFF-state of SB-MOSFETs. Hence, improving
the carrier injection in SB-MOSFETs is indispensable to further
improve their electrical performance. In a recent simulation
study, we found that the SB can be made very thin, i.e., the
carrier injection is significantly improved, if devices are based
on ultrathin body (UTB) silicon-on-insulator (SOI) [5]. The
reason for the improvement is the electric field situation at the
buried oxide (BOX)-channel interface that leads to an expo-
nential dependence of the potential distribution at the contact
interfaces inside the channel region. In turn, the improved
carrier injection leads to devices with steeper subthreshold
swings and higher transconductances. In this letter, we exper-
imentally study the impact of the channel thickness (tsi) and
the gate oxide thickness (tox) on the electrical characteristics
of fully nickel silicided source/drain SOI SB-MOSFETs. Al-
though NiSi is not preferable for real applications due to its
high SB, it allows to use the subthreshold swing as a measure to
quantify the carrier injection independent of process variations
as will be discussed in detail below. Furthermore, we compare
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Fig. 1. Cross-sectional TEM image of a readily fabricated SB-MOSFET on
50-nm SOI. The image shows that the silicide/Si interface is directly underneath
the gate.
the experimental data with an analytical approximation that
confirms our interpretation of an improved device performance
due to the use of UTB SOI and ultrathin gate oxides.
SB-MOSFET devices were fabricated on weakly doped
(1015 cm−3), p-type 〈100〉 SOI wafers with an initial thickness
of 100 nm. In order to investigate the impact of tsi and tox on the
transistor performance, we prepared two series of devices: The
first all have a tox = 3.5 nm but different tsi.1 Body thicknesses
in the range of 7–55 nm are realized by a cycle of dry/wet
oxidation and subsequent HF stripping. In addition, a modified
standard clean (1 : 8 : 64 = NH4OH : H2O2 : H2O at 65 ◦C for
10 min) followed by diluted HF stripping is used several times
[6] in order to get a well controlled tsi. Devices of the second
series have different tox grown by wet thermal oxidation [7]
(using different temperatures and time) on SOI wafers with an
initial silicon thickness of ∼50–60 nm. Immediately after the
gate oxide formation, 200-nm n-doped polycrystalline silicon
and 50-nm SiO2 are deposited by low-pressure chemical vapor
deposition and subsequently patterned by reactive ion etching.
After sidewall spacer formation and a diluted HF dip, nickel is
deposited by e-beam evaporation and annealed. The unreacted
nickel is removed with a mixture of H2SO4 : H2O2 = 2 : 1.
Only long-channel devices with a channel length of 2 µm and
a width of 40 µm were fabricated to exclude any influence of
the drain field on the source Schottky diode, i.e., to exclude
short channel effects for all body and gate oxide thicknesses.
Fig. 1 shows a transmission electron microscope (TEM) cross
section of a readily fabricated device. Source and drain are fully
1The rather thick oxide was chosen to suppress gate leakage in the present
long channel devices.
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Fig. 2. Transfer characteristics of SOI SB-MOSFETs with (a) different gate
oxide thicknesses on thick SOI. (b) Shows devices with different SOI body
thicknesses but the same tox.Vds = −1 V in all cases.
silicided and the silicide/Si interface is directly underneath the
gate which ensures a good electrostatic control of the Schottky
contact.
Fig. 2 shows typical transfer characteristics of devices with
different 1) gate oxide and 2) body thicknesses. Both the OFF-
state in terms of the subthreshold swing (extracted as indi-
cated in Fig. 2) as well as the ON-state current are strongly
improved for decreasing tox. An improvement of S is also
seen for decreasing SOI thickness. The ON-state current, how-
ever, first increases but then decreases again as tsi is scaled
down to 7 nm. In this case, two point measurements of the
silicide contacts—although not ideal for measuring the sheet
resistance—indicate an unexpectedly large sheet resistance
(∼10 times larger) overcompensating the improvement ex-
pected for the thinnest tsi. Note, however, that this can be
avoided using selective silicon epitaxy prior to the nickel depo-
sition in order to increase tsi in the source/drain areas. Thus, the
best ON-state performance is expected for the thinnest SOI if the
source/drain contacts are designed properly. In the present case
though, the ON-state does not provide a good measure to quan-
tify the impact of tox and tsi on the electrical behavior of the
devices. On the other hand, S is insensitive to process-induced
variations and source/drain resistances: If Id is subdivided
into a thermionic Ith and tunneling contribution IT , the sub-
threshold swing can be written as S = ln(10)((∂Ith/∂Vgs +
∂IT /∂Vgs) × (1/(Ith + IT )))−1. Since NiSi has an SB of
ΦSB = 0.64 eV, much larger than kT , the terms related to Ith
can be neglected and hence S is dominated by the change of the
tunneling probability through the SB with changing Vgs.2 Note,
that this also renders S insensitive to process-induced changes
of the actual SB height. This is reflected in the fact that the
extracted S values of two different devices with tox = 3.5 nm
and tsi ≈ 50 nm [gray lines in Fig. 2(a) and (b)] are nearly
identical although they exhibit a different ON-state current. At
this point, it is important to mention that S is influenced by
2Note, that for a given SB height Ith can become of the same order as
IT if tox becomes very large. In the present case, however, IT is still the
dominant current contribution. Interchanging the source and drain contacts
leads to slightly different S-values (∼5%) only in the case of tox = 24 nm.
Fig. 3. Integral of the S-value distribution of randomly selected ∼60 devices
(gray line) and of the distribution of the SOI body thickness (black line) for
tox = 3.5 nm. The inset shows the measured distribution of S together with a
Gaussian curve fitting.
changes of the depletion charge as well as by trapped charges
Qit at the silicon/SiO2 interface with changing Vgs. However,
due to the low doping level of the SOI all devices in this
letter are fully depleted. In addition, even for tox = 24 nm,
the capacitance associated with the interface trapped charge
dQit/dVgs [8] is estimated to be an order of magnitude lower
than the oxide capacitance ε0εox/tox and hence has only a
minor effect on S. As a result, S represents a robust measure
to investigate the impact of tsi and tox on the carrier injection
in SB-MOSFETs. Although the following discussion will be
restricted to S, keep in mind that an improved S implies a better
electrostatic gate modulation of the SB and hence it also implies
an improved ON-state of the SB devices [5].
In order to investigate the influence of tsi and tox on the
carrier injection in more detail, devices with tsi in the range
between 7–55 nm on different sample chips exhibiting tox =
3.5, 10, 15, and 24 nm, respectively, are measured and S is
extracted. Whereas tox can be determined precisely with an
ellipsometer measurement, the exact SOI thickness of each
individual device is not known due to body thickness variations
of the initial SOI material. However, having confirmed for a
few devices with TEM images that S increases with increasing
tsi and since tsi is the only device-to-device variation that has
an impact on the devices’ OFF-state it is possible to correlate
the distribution of S values extracted from measuring randomly
chosen ∼60 devices with the distribution of tsi as measured
with ellipsometry prior to the fabrication process. An example
of such a distribution of S values (for tox = 3.5 nm and tsi ≈
9 nm) is shown in the inset of Fig. 3. The main panel of Fig. 3
shows the integral of the S- and the tsi-distribution. The gray
circle, e.g., indicates that 50% of the devices exhibit an S of
183 mV/dec and below and 50% of the devices exhibit a tsi of
9 nm and below. Therefore, a certain S value can be associated
with a certain SOI thickness, i.e., in the present case a device
with a tsi = 9 nm can be correlated with an S = 183 mV/dec.
Authorized licensed use limited to: Purdue University. Downloaded on August 13, 2009 at 14:07 from IEEE Xplore.  Restrictions apply. 
ZHANG et al.: IMPROVED CARRIER INJECTION IN ULTRATHIN-BODY SOI SB MOSFETs 225
Fig. 4. Inverse subthreshold slope versus tsi for different oxide thicknesses.
The dotted lines belong to an analytical approximation the dependence of S on
tsi and tox.
Fig. 4 summarizes the dependence of S on tsi for devices
with tox = 3.5, 10, 15, and 24 nm, respectively. In case of the
device with tox = 3.5 nm and tsi ≤ 21 nm, S decreases with
decreasing SOI thickness. However, for tsi > 21 nm the sub-
threshold swing saturates at a value independent of tsi. On the
other hand, for larger tox, S shows an increasing dependence
on tsi. The dotted lines in Fig. 4 belong to calculated S values
based upon an analytical computation of S for a fully depleted
SOI SB-MOSFET as appropriate for the experimental situation












which approaches the thermal limit of 60 mV/dec if tox → 0.
Here, d is the thickness of the SB beyond which tunneling can
be neglected; all other symbols have their usual meaning. Since
d only very weakly depends on tox and tsi it is considered
as constant (d = 3.7 nm in the present case). The analytical
expression reproduces well the experimental data in the case
of tox = 3.5 nm and tsi ≤ 21 nm as well as for tox = 15 nm
and tox = 24 nm. Equation (1) suggests S values smaller than
100 mV/dec for, e.g., tox = 1.5 nm and tsi = 5 nm implying a
good carrier injection and therefore an improved ON-state.
The reason why for large tsi and small tox, S is only weakly
dependent (in the case of tox = 10 nm) or even becomes inde-
pendent of tsi (for tsi > 20 nm and tox = 3.5 nm) is that for a
thin gate oxide the impact of the electric field at the BOX on the
potential distribution of the SB becomes less and less important
for increasing tsi and the electric field at the gate oxide mainly
determines the potential landscape. On the other hand, if the
device exhibits a thicker gate oxide, the influence of the gate
oxide on the SB is diminished such that even in the case of
larger tsi the BOX influences the potential distribution of the SB
3A similar dependence of S on tox has been found with simulations by
Heinze and co-workers in case of carbon nanotube FETs [10].
and hence the carrier injection through the SB. As a result, SOI
SB-MOSFETs show an improvement of the carrier injection
if tsi ≤ 6 − 7 × tox. This has the important implication that
devices with rather thick tox can still exhibit steep subthreshold
swings if the body is scaled to an extremely small thickness,
such as in a nanowire or nanotube. In fact, carbon nanotube
FETs—a special case of UTB SB-MOSFETs—show an ex-
cellent OFF-state even for a rather thick tox (see, e.g., [11]).
However, for small bodies and larger gate oxide thicknesses,
S exhibits a strong dependence on tsi and thus small body
thickness fluctuations lead to a significant variation δS =
(dS/dtsi) ∝
√
tox/tsi of the subthreshold swing. Hence, tox
should be as small as possible in order to achieve small values
for S, insensitive to changes in tsi. On the other hand, in
case of UTB SOI vertical quantization of carriers leads to an
effectively increased SB height that deteriorates the device’s
ON-state performance [5] and yields a shift of the threshold
voltage [9]. Consequently, to obtain a good carrier injection
in SOI SB-MOSFETs, tsi should not be less than ∼4 nm and
tox should be as small as possible enabling steep subthreshold
swings with only small fluctuations of S.
In conclusion, we experimentally studied the impact of the
gate oxide and channel thickness on the electrical performance
of fully silicided SOI SB-MOSFETs. The extracted subthresh-
old swing served as a measure for the carrier injection through
the SB. An improved switching behavior for either ultrathin
gate oxides or ultrathin SOI bodies is found. However, a gate
oxide as thin as possible is required in order to realize excellent
device characteristics insensitive to fluctuations of the SOI body
thickness.
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